I. INTRODUCTION
H IGH-VOLTAGE-LEVEL power conversion and transmission have become very popular for wind power and photovoltaic power generation, since the power scale of a wind farm or a photovoltaic power station is becoming larger and larger, even over hundreds of megawatts, and high-voltage ac/dc or dc/ac converters are the basic elements in such applications. With low total harmonic distortion and low-voltage stress on power switches, the multilevel converter is a good choice for these applications.
Since 1980, multilevel converters have been developed extensively [1] - [6] . The most famous multilevel converter topologies are the neutral-point clamped (NPC), the flying-capacitor (FC), and the cascaded multilevel converters. It is easy to achieve a three-or five-level converter using the NPC or FC topology. However, numerous clamping diodes and capacitors are required when the voltage levels are high. Furthermore, the capacitor voltage-balancing control is difficult and complicated [7] - [10] .
With superior modularity and the least component requirement among various multilevel topologies, the cascaded Hbridge (CHB) multilevel converter seems to be the most suitable for medium-voltage active power conversion [11] - [16] . The voltage of the cells is maintained by isolated dc voltage source, which can be supplied by wind turbine generator, photovoltaic cell, or windings of a multiwinding transformer, etc. However, the requirement of isolated dc voltage supplies and energy storage systems is the shortcoming in some applications. When the CHB converter is applied in reactive power conversion, e.g., STATCOM [17] - [20] , the floating capacitor voltage-balancing control becomes the most challenging issue.
Over the last decade, the modular multilevel converter (MMC) topology as another kind of cascaded topology has gained growing attentions and found itself very attractive for medium-/high-voltage applications [21] - [24] . Its modularity and scalability enable it to meet any voltage level requirement [25] - [27] . However, like the CHB topology, the capacitor voltage imbalance distributed in submodules (SMs) still remains. Many researchers concentrate on developing control and modulation strategies to solve the problem [27] - [39] . The most widely accepted voltage-balancing strategy is based on a sorting method [27] . Li et al. proposed an improved modulation method to balance the capacitor voltages [28] . The control systems rely on voltage sensors installed in all the SMs. In addition, extra switching actions [29] , [30] or high execution frequency of voltage sorting algorithms [31] , [32] are usually involved, and the situation will deteriorate when the number of SMs is high [33] .
In 2001, Peng proposed a generalized multilevel converter [38] , which can balance each capacitor voltage automatically without any additional circuits when applied in active or reactive power conversion. From this generalized multilevel converter topology, several other multilevel topologies can be derived including the diode-clamped, capacitor-clamped, CHB, Marx, and modular multilevel topologies [39] . However, the quantity of components in the general multilevel converter is too high, which limits its applications in high-voltage-level power conversion. The Marx multilevel converter was proposed by Rodriguez and Leeb in [40] , which can also realize voltage self-balancing at the price of extra active power switches compared with the MMC.
Based on the Marx and MMC, this paper proposes a new type of multilevel topology in order to achieve a simplified capacitor voltage-balancing method with modularity and good harmonic performance. In this topology, a low-current rating diode and an inductor are used to replace the balancing switch installed in each cell of the Marx multilevel topology. We refer this new topology as the diode-clamped MMC (DCM2C). In this topology, the number of voltage sensors is greatly reduced, and a very simple balancing control method is developed, avoiding high-frequency sorting algorithm and extra switching actions.
The rest of this paper is organized as follows. Section II introduces the DCM2C circuit topology and capacitor voltage -balancing control method. The voltage drop distribution in the balancing circuit is then investigated in Section III. The power losses and device requirement comparison of MMC and DCM2C are also discussed in this section. Experimental validations of the proposed DCM2C are presented in Section IV-A, and conclusions are made in Section V.
II. OPERATION PRINCIPLES OF DCM2C

A. Topology of the Proposed DCM2C
The generalized multilevel converter was proposed as a primary multilevel topology and many other multilevel topologies can be derived from it. Fig. 1 shows one phase leg of a five-level generalized multilevel converter and its basic cell circuit.
The generalized multilevel topology maintains the fivelevel voltage output by switches S p 1−S p 4 and S n 1−S n 4. Meanwhile the capacitor voltages are clamped by switches S c 1−S c 12. For example, when S c 1 (S c 2) switches on, capacitor C 1 and C 3 (C 2 ) are connected in parallel. If a voltage deviation exists between the two capacitors, balancing current will arise and flow through the clamping switch.
The generalized multilevel topology is redundant and not suitable for practical applications. After removing the upper components, the MMC and the Marx multilevel converter can be obtained, as shown in Figs. 2 and 3 . Compared with the MMC, the Marx multilevel converter uses an extra switch in each SM to realize the capacitor voltage balancing without the requirement of voltage sensors and complicated control methods [40] . Taking SM1 and SM2 as examples, according to the superposition theorem, the balancing circuit and its simplified circuit are shown in Fig. 4 . C e is the equivalent capacitance and R s is the equivalent resistance of power switch. The direction of the balancing current i S 1 depends on the two capacitor voltage values. The state of switch S is determined by the states of power switch S c 1 and S n 2 (logical AND).
In Fig. 4 , the circuit parameters can be derived as follows:
Fig . 5 shows the voltage and current curves of the equivalent capacitor in the charging or discharging process. The initial value of u e is U 0 . Because R s is usually very small, the initial amplitude of the balancing current can be large. If the voltage deviation between the neighboring capacitors is big, the balancing current will be very high. This is a common disadvantage of the traditional self-balancing multilevel converters.
Based on the Marx multilevel converter, this paper proposes an improved topology named as DCM2C to replace the extra switch with a low-current rating diode and an inductor, which are called the balancing-branch here. The inductor aims to suppress the peak current during the discharging process. The clamping diodes transfer energy in only one direction, and a simple control method is developed to balance all the capacitor voltages in each arm. The three-phase DCM2C topology is shown in Fig. 6 . The balancing circuit and its simplified circuit of SM1 and SM2 in the DCM2C are derived in Fig. 7 . The arm inductor L is used to limit the dc-side short-circuit current, meanwhile as a filter for the arm current.
Equation (2) shows the parameters in the simplified circuit. In this circuit, only when u 2 > u 1 , the balancing current i D 1 can be generated. This means that the initial capacitor voltage u e is positive. R sum is the sum of the resistance, including R s of the power switch, R di of the clamping diode, and R in of the inductor
It can be seen that this is a second-order circuit. The differential equation and its roots p 1 and p 2 are expressed as According to (4), there could be two cases about the relations among the resistance, inductance, and capacitance
In the first case, p 1 and p 2 are negative real roots, and a nonoscillatory discharging process will appear. The voltage u e and current i D 1 are shown in Fig. 8(a) .
In the second case, p 1 and p 2 are conjugate complex roots, and a damped oscillation discharge process will appear. The voltage u e and current i C 1 are shown in Fig. 8(b) . The balancing current i D 1 is unidirectional due to the clamping diode. When it drops to zero, the discharge process ends with a reversed voltage deviation u d . 8 illustrates the discharge process with the power switch S n 2 staying on all the time. Actually with S n 2 switching on and off alternately, current pulses will be generated and the two capacitor voltages will be balanced in several switching cycles. Fig. 9 shows the capacitor voltage and current diagrams along with the switching signals.
In each switching cycle when S n 2 is ON, D 1 and L 1 withstand a voltage of u C 2 − u C 1 . If u C 2 > u C 1 , current i D 1 will arise and the voltage deviation between the two capacitors will decrease. When S n 2 turns off, the diode current will flow into C 1 through the free-wheeling diode of S p 2. The inductor L 1 will withstand a voltage of u C 1 , which is much larger than u C 2 − u C 1 , so the diode current falls abruptly to zero, as shown in Fig. 9 .
If u C 1 ≥ u C 2 , no current will arise in the balancing circuit. In the topology of DCM2C, the quantity of the cascaded SMs in an arm is n. If u C i + 1 is higher than u C i , C i will be charged, absorbing energy from C i+1 . If u C i+1 is lower than u C i , no energy transfer happens. As a result, the capacitor voltages of the whole arm will be
B. Capacitor Voltage-Balancing Control
In the DCM2C topology, only one voltage sensor is required in each arm for the balancing control, which is installed in SM1. Six current sensors are installed in the upper arms and the lower arms, respectively, and two voltage sensors are used to measure the load line voltages. The upper arm currents, lower arm currents, and load voltages are i uj , i lj , u ab , and u bc , respectively (j = a, b, c).
According to the relations of the arm current direction and the SM states, the capacitor states can be achieved as listed in Table I .
The control strategy for the proposed converter is shown in According to (7) , the capacitor voltages of each arm are clamped in a descending order from SM1 to SMn automatically. Assume D dc is the dc component of the pulse width modulation (PWM) duty cycles. The relation between the capacitor voltages and the dc bus voltage is
u C i,u and u C i,l are the capacitor voltages in the upper arm and lower arm, respectively. When the unipolar modulation strategy is employed as shown in Fig. 10(d 
Furthermore, due to the symmetry of the modulation signals for the upper arm and the lower arm, the sum of the capacitor voltages of each arm should be
Combining (7) and (10), if the SM1 capacitor voltage is kept to be u dc /n, then all the other capacitor voltages in this arm will be balanced as follows:
A closed-loop capacitor voltage control is carried out for each SM1, as shown in Fig. 10(b) . The polarity of PI controller output depends on the direction of arm current, according to Table I. The phase-shifted carrier (PSC)-PWM is applied for switching signal generation, as shown in Fig. 10(c) . n triangular carriers with the frequency of f s are assigned to the n SMs, respectively. The SMs share one modulation signal except for SM1: 1) The control variables V j are the common modulation signals for SM2-SMn. 2) The output of voltage controllers V u 1,j plus V j are the modulation signals for SM1. Fig. 10(d) shows the unipolar PSC-PWM diagram. The phase-shift angle θ is 2π/n, and the upper arm modulation signal is opposite to that of the lower arm. The frequency of carriers is much higher than that of the modulation signals.
III. SPECIFIC CONSIDERATIONS FOR DCM2C
A. Analysis of the Balancing Circuit
In practical operation, both the clamping diode and switch have the forward on voltage, which should be taken into account, especially when n is high. When the discharge process in Fig. 9 is over, u C 1 is not always equal to u C 2 . Fig. 11 shows the device voltage distribution after the balancing current drops to zero.
The voltage drop across switch S n 2 depends on the direction of the arm current. Thus, the following cases should be discussed.
1) i arm > 0: The positive current flows through the IGBT and the voltage drop equals the forward on voltage u C E . u D is the forward on voltage of the clamping diode. Fig. 11(a) shows the voltage distribution diagram in this case. According to KVL, the voltage equation of this circuit can be derived as follows:
2) i arm < 0: The negative current flows through the antiparallel diode in the switch and the voltage drop equals the diode forward on voltage u antiD . Fig. 11(b) shows the voltage distribution diagram in this case. The voltage equation of this circuit can be derived
The values of u C E and u antiD depend on the arm current and the electrical characteristics of the power devices. The value of u D depends on the balancing current. The deviation between u C 2 and u C 1 can be described as follows:
Substituting (14) into (13) yields the voltage deviation u Dev as follows:
From (15), it can be seen that when i arm is negative, the capacitor voltage deviation can be lower than u D , even eliminated by u antiD .
In addition, the clamping diode should be fast diode, although its switching is softened by the inductor. Because the capacitor voltage deviation is very small in steady state, the current rating of the clamping diode is much lower than that of the main power switch. Generally, the power flowing through the balancing circuit equals half of the power difference between the two SMs. Thus, the current rating of the clamping diode can be very low, e.g., 10% of that of the main switch. High-current pulses may appear in the recovery from a serious imbalance. However, the dynamic recovery process only lasts several switching cycles. Considering that the diode has high surge current withstanding capability, the clamping diodes current rating can still be much lower than that of the main switch. In practical applications, the current rating of the diode and the inductor can be determined according to the analysis above.
The design guidelines of the clamping diode and inductors can be illustrated in the following steps.
1) Capacitor voltage deviation between two SMs is caused by their power difference, which mainly consists of the differences of switch losses, modulation, and switching signal transfer delay. Applying the loss calculation methods proposed in previous papers [41] , the power difference P diff between two SMs can be estimated. Assume σ is the coefficient of proportionality, then
Here, P SM is the average power of two SMs in one ac voltage cycle (the output voltage of the inverter), and it can be expressed as
Here, u C bal represents the balanced voltage, which can be obtained from u dc /n. D is the PWM duty.
2) The lower SM transfers power to the upper one through the clamping circuits to realize the voltage balancing. The average current flowing thought the diode in a switching period i D 1 av can be expressed as
Referring to i D 1 av , the average forward current (I F ) of the diode can be confirmed. Based on I F and the reverse voltage when S n 2 turns off, the diode selection can be implemented.
3) According to the datasheet of the diode provided by the manufacture, the maximum surge current I FSM can be obtained, and this characteristic can be the largest current peak value allowed in the clamping circuit. From the differential equation in (3), the diode current can be obtained as
Here, U 0 is the initial voltage deviation, and it can be obtained by
When PWM duty is 100%, namely
The largest peak value i D peak can be achieved. This peak value must be smaller than the allowed maximum I FSM , so the inductor should meet to the following inequality:
B. Discussion on DCM2C losses
The loss of MMC is consumed by the power switches, parasitic resistance, and control circuits. Since the last two parts account for so small proportion of the total losses that they can be neglected, only the power switch loss is investigated.
The loss of power switch contains the IGBT loss P T and antiparallel switch diode loss P aD . P T mainly contains the conduction loss P T con and switch loss P T sw . P aD mainly contains the conduction loss P aD con and recovery loss P aD rec . Similarly, the clamping diode loss P cD also contains the conduction loss P cD con and recovery loss P cD rec . Then, the total loss of a three-phase MMC can be expressed as follows:
Compared with MMC, the DCM2C has extra clamping diode loss. Hence, the total loss of DCM2C is
Generally, in the MMC, a large proportion of total losses of an SM is the conduction losses of the IGBT and the antiparallel diode, and the total losses of the IGBT are always larger than that of the antiparallel diode [41] . The current flowing through the clamping diode is much lower than the arm current. Hence, the losses of clamping diode are also supposed to be much smaller than that of the IGBT. Then, according to (23) and (24), the total losses of MMC and DCM2C are almost the same. The semiconductor losses in MMC can be potentially reduced to be 1% [27] , so are the losses in DCM2C. 
C. Device Requirements of MMC and DCM2C
Table II lists the main device requirements of MMC and DCM2C. The quantity of SMs in each arm is n.
Regardless of the devices which possess the same cost in the two converters, such as the power switches and storage capacitors, the cost difference is mainly related to the clamping diodes, inductors, voltage sensors, and capacitor voltage measuring circuit. The DCM2C requires more power diodes and inductors than the MMC, but much fewer voltage sensors and measuring circuits. Additionally, the current rating of the clamping diode and the inductor is much lower than that of the main switches.
The proposed DCM2C achieves voltage-balancing performance with the assistance of the clamping diodes and the inductors, which are installed in each SM. Thus, the modularity of the converter can be ensured. According to the theoretical analysis above, the current rating of the diode and inductor is very low, so their size and weight would not be excessive, nor the power losses. Hence, the power/weight ration of the DCM2C can be very close to that of M2C. In addition, the significantly reduced SM voltage sensors can also simplified the system.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
A three-phase DCM2C prototype has been developed for experiments, as shown in Fig. 12 . The parameters are listed in Table III. The control unit is based on DSP (TMS320F28335) and field-programmable gate array (FPGA, EP3C25F324), and as many as 80 optical fibers are used to transmit switching signals, communication, and fault signals. Furthermore, a Tektronix scope TDS2024 is used to record the experimental data. In this section, several comparison experiments were carried out to investigate the features of this topology.
A. Experiment I: Voltage-Balancing Verification and Efficiency Test
This experiment aims to validate the effectiveness of balancing branches of DCM2C. Five relays are used in each arm and each relay is connected with the balancing branch in series, as shown in Fig. 13 . When the relays are closed, the balancing branches are enabled, otherwise disabled. In order to make bigger differences of power losses of the SMs, two 2-kΩ resistors were connected to SM1 and SM6 of the upper arm in parallel with the capacitor and another two 2-kΩ resistors were connected to SM3 and SM4 of the lower arm.
The converter started with the relay contacts closed and the capacitor voltages were all well balanced with the maximum capacitor voltage deviation lower than 3 V, as shown in Fig. 14 . When the relay contacts were opened at t 1 , the capacitor voltages became unbalanced quickly until the relay contacts were closed again at t 2 . The serious unbalanced capacitor voltages were balanced very quickly, as shown in Fig. 14 . The capacitor voltages of the upper arm are presented in Fig. 14(a) , and the capacitor voltages of the lower arm are presented in Fig. 14(b) . From the results, it can be seen that the capacitor voltage-balancing approach of DCM2C is effective.
Remove the 2-kΩ resistors attached to SMs and: 1) Keep the relay contacts open. The operation is similar to that of MMC, so the MMC efficiency based on this prototype can be worked out by calculating the input power and output power. 2) Keep the relay contacts closed and the DCM2C efficiency can be obtained. A three-phase resistance load was applied and Fig. 15 shows the MMC and DCM2C efficiency curves.
It can be seen that the DCM2C efficiency is close to that of MMC, and both rise as the output power increases. Limited by the power supply in lab, the dc voltage of an SM is only 100 V, far from the maximum voltage of 900 V. So the power cannot be very high and the efficiencies are both lower than 91% but still they show the rising trend.
B. Experiment II: Balancing Process in Detail
This experiment aims to investigate the balancing process with the switch on and off. A voltage deviation, as shown in Fig. 16 , existed between SM2 and SM3. When S n 3 switched ON, the balancing current pulse appeared with a voltage deviation decrease. When S n 3 switched OFF, the current dropped to zero. After about 7 ms, the deviation was less than 1 V. The initial deviation was about 9 V and the first current peak was about 11 A. Generally, the voltage deviation would not be that large in the steady operation.
C. Experiment III: Test for Balancing Capability
An experiment was carried out to test the balancing capability of the DCM2C when the loss difference between the SMs is high. As shown in Fig. 17 , a resistor is connected with the capacitor in parallel in one of the SMs of an arm. In this experiment, resistor R P = 450 Ω is connected to one of the SMs. The output current of the converter is about 15 A (rms) and the reference capacitor voltage is 100 V. Hence, the consumed power in the resistor is 22 W and the power of each SM is about 475 W. In fact the power resistors connected in SM1 and SM6 represent the best and worst situations for balancing performance because of the direction of the diodes. The results in the two cases are presented in Fig. 18(a) and (b) , respectively.
As shown in Fig. 18 , the capacitor voltage deviations between the maximum and minimum in (a) and (b) are about 5 and 7 V, respectively. The capacitor voltages can still be well balanced when the power difference between SMs is high.
D. Experiment IV: Influence of the Main Circuit Current
The output change may affect the capacitor voltage balance, and an experiment of sudden load change has been carried out.
The converter started with no load and then the load was suddenly increased as shown in Fig. 19(b) . The capacitor voltage is about 107 V and the load current is about 15 A (rms). Fig. 19(f) shows the dc-bus voltage when increasing the load. Because of the leakage inductance of the transformer, the output dc voltage of the rectifier circuits had a drop of about 40 V. The output voltage of the converter is shown in Fig. 19 (g) and (h).When the load was increased, the capacitor voltage had a drop of about 7 V. After a short dynamic process, the average capacitor voltage was kept at 100 V with about 13-V peak-to-peak ripples, as shown in Fig. 19(a) , but the capacitor voltage deviation was lower than 3 V. Before the load increase, the current flowing through the clamping diode was high-frequency narrow pulses with amplitude of lower than 1 A (see Fig. 19(d) ). This current became higher after the sudden increase of the load, but it was lower than 2 A, far lower than the arm current (see Fig. 19(c)) , and the average current of the clamping diode is even lower (see Fig. 19(e) ). The results illustrate that the capacitor-balancing performance can be well maintained in the process of load sudden change and the current of the clamping diode is far lower than that of the main switch. Therefore, the power rating of the clamping diode can be very low.
E. Experiment V: Operation With 50 and 20 Hz
This experiment aims to validate the effectiveness of the proposed topology when it operates with 50 and 20 Hz. The load is 15 Ω + 12 mH, star connection. Due to the limited channels of the scope, only some typical signals are sampled and displayed. Fig. 20(a) and (b) shows the waveforms with steady 50-and 20-Hz operation, respectively. Fig. 20(c) shows the dynamic process with the frequency varying from 50 to 20 Hz. Because of the low resolution and small storage of the scope, the output voltages seem to be distorted, but actually they are staircase waveforms, just like the voltage waveforms shown in Fig. 20(a) and (b). The enlarged waveforms of the output voltages are presented in the subfigure in Fig. 20(c) .
Comparing the results, it can be noted that when the operation frequency is lower, the capacitor voltage ripples become larger. The voltage deviation between SM1 and SM6 also becomes bigger, but still within 5 V. The amplitudes of currents flowing through the clamping diode D 1 , D 3 , and D 5 have no obvious variation, but the occurrence frequency of the current bumps becomes lower. Due to the enlarged voltage deviation, the width of the bumps, which indicates the energy transfer process, becomes bigger. The experimental results illustrate that the proposed topology can excellently balance the capacitor voltages with variable frequency operation.
Considering that in wind energy applications, the output voltage is approximately proportional to the frequency. When the converter operates at low frequency, low modulation index can be considered, so the capacitor voltage fluctuations are reduced. Fig. 21 shows the voltage and current waveforms with 20-Hz operation when modulation index is 0.3.
F. Experiment VI: Operation as a Rectifier
This experiment aims to validate the effectiveness of the proposed topology when it operates as a rectifier. The load connected to the dc bus is a 150-Ω resistor. Fig. 22 shows the experimental waveforms of voltages and currents during the dynamic load change. When the load was put into operation, the dc bus had a voltage drop of about 8 V, and recovered after about 20 ms. The currents on the ac side increased to about 7-A rms. Due to the control of i q = 0, the converter only absorbed active power from the ac side, so the current and voltage of phase A had a phase difference of π. Considering the limited scope channels, only the top and bottom SM voltages of upper/lower arm are displayed in this figure. It can be seen that the capacitor deviation were basically smaller than 3 V. The experimental results illustrate that during the sudden load change on the dc side, the DCM2C can still maintain the capacitor voltage balancing and have a good performance.
V. CONCLUSION
Low-power rating clamping diode and inductors were used to replace the balancing switch in Marx multilevel converter in this paper, and the DCM2C was proposed. The capacitor voltage control of the converter is so simple that the computation burden is almost the same with that of the two-level converter. Furthermore, only seven voltage sensors are required in this novel converter topology with any quantity of SMs theoretically. In addition, the current rating of the clamping diodes and inductors is much lower than that of the main switches in the converter. Compared with the MMC structure, the DCM2C requires extra lower current rating inductors and diodes but much fewer voltage sensors and simplified control circuits. The efficiency of DCM2C is only slightly lower than the MMC's efficiency because the extra losses of the clamping diodes are relatively small. The above proposals have been validated by experiments on a three-phase DCM2C prototype.
This converter can be used in high-voltage and high-power converting applications, such as high-voltage direct current transmission, wind power generation, and especially offshore wind power generation.
